amontec03
Your FPGA Design Partner

 

JTAG INTERFACE/ ARM DEBUG / FPGA DESIGN / PCB DESIGN / IP REUSE / VHDL METHODOLOGY

 -> Home -> Products -> ip_core
 


ccards BUY ONLINE  

ip_core

Child pages

 

 

About Amontec

Amontec uses the power of Programmable Logic Devices (FPGA, CPLDs) to provide In-Field Programmable Products.

Chamleon POD

It can work as a true
- Raven JTAG Debug
- Wiggler JTAG Debug.
A low cost solution for debugging your ARM7 ARM9 and other processors.

Amontec Services

- VHDL Design
- VHDL Methodology
- FPGA Design
- PCB Design and Fab.
- JTAG interface
- Boundary Scan Support


GNU ARM
@ amontec.com

arm_connected_logo
Amontec is a Member of ARM Connected Community

Using Xilinx IP Core

Xilinx Corporation distributes free and commercial Intellectual properties Cores ( IP Cores) for FPGAs through its Core Generator System. Various cores are already available and Xilinx regularly posts library updates on the Internet. The purpose of this document is to describe the integration of an IP Core from the Xilinx Core Generator System library into a standard VHDL project using the following EDA tools:

Free Download

vho2vhd.exe translator
version 1.2 (Build 3)

using_ip_core.pdf
version 0.1

Function

Software

Vendor

HDL Entry

Renoir

Mentor

Simulation

Modelsim

Modeltech

Synthesis

Leonardo Spectrum

Exemplar

Place & Route

Design Manager

Xilinx

Integrating an Xilinx IP in a complet EDA design flow:

vho2vhd.exe a Amontec freeware

vho2vhd.exe will do easy your translation of vho file to a real vhd file. In fact, the vho file is not directly usable, but gives you the directives to include the IP Core in your design in a VHDL architecture.
To simplify this task  we have written this freeware. It will be usefull for all the Xilinx IP Core user.

Download it for free on the top of this page

 

 

 

Also read related links :
 

 

 

 

Copyright © 2000-2004, Amontec. All rights reserved. 
  Privacy Policy - Terms of Use - Trademarks


amontec03
Your FPGA Design Partner