Concurrent Signal Assignment Statement <= => Generate Statement
Component Instantiation Statement
Concurrent Statement
Copyright 2000, Amontec Amontec, Gauch La Grand Fin 123 1633 Vuippens Switzerland
www.amontec.com
refresh VHDL Memo